Formal verification is the use of mathematical methods to prove or disprove the correctness of a system’s design with respect to a formal specification. Unlike testing, which can only show the presence of bugs for specific inputs, formal verification can prove their absence for all possible inputs. It involves creating a formal model of the system and using techniques like model checking or theorem proving.
Formal Verification
- Edmund M. Clarke
- E. Allen Emerson
- Joseph Sifakis
Formal verifica provides the highest level of assurance for system correctness. The process begins with creating a formal model of the system using a mathematical language, such as temporal logic or process algebra. A set of properties, derived from the system’s requirements, is also expressed in a formal language. The verification process then uses automated tools to systematically explore all possible states of the model to determine if the specified properties hold true.
Two primary techniques are used: model checking and theorem proving. Model checking is an automated technique that explores the entire state space of a finite-state model. If a property is violated, the model checker produces a counterexample—a specific execution trace that demonstrates the failure. This is highly effective but can suffer from the ‘state space explosion’ problem for very complex systems. Theorem proving involves representing the system and its properties as logical formulas (theorems) and using automated or interactive provers to construct a formal proof of correctness. This approach can handle infinite-state systems but often requires significant manual effort from experts.
While computationally expensive and requiring specialized expertise, formal verification is indispensable for safety-critical or security-critical systems where the cost of failure is extremely high. It has been successfully applied to verify the correctness of CPU floating-point units, comunicazione protocols, and control systems where exhaustive testing is infeasible.
Tipo
Disruption
Utilizzo
Precursors
- propositional and predicate logic
- automi theory
- lambda calculus
- program semantics (e.g., hoare logic)
- computational complexity theory
Applicazioni
- microprocessor design (e.g., intel pentium fdiv bug fix)
- avionics software (e.g., fly-by-wire systems)
- cryptographic protocol analysis
- railway signaling systems
- software drivers for critical operating systems
Brevetti:
Potential Innovations Ideas
Livelli! Iscrizione richiesta
Per accedere a questo contenuto devi essere un membro di !Professionals (100% free)!
DISPONIBILE PER NUOVE SFIDE
Ingegnere meccanico, responsabile di progetto o di ricerca e sviluppo
Disponibile per una nuova sfida con breve preavviso.
Contattami su LinkedIn
Integrazione di componenti elettronici in plastica e metallo, progettazione in base ai costi, GMP, ergonomia, dispositivi e materiali di consumo di medio-alto volume, settori regolamentati, CE e FDA, CAD, Solidworks, Lean Sigma Black Belt, ISO 13485 in ambito medico
Stiamo cercando un nuovo sponsor
La tua azienda o istituzione si occupa di tecnica, scienza o ricerca?
> inviaci un messaggio <
Ricevi tutti i nuovi articoli
Gratuito, no spam, email non distribuita né rivenduta
oppure puoi ottenere la tua iscrizione completa -gratuitamente- per accedere a tutti i contenuti riservati >Qui<
Historical Context
Formal Verification
(if date is unknown or not relevant, e.g. "fluid mechanics", a rounded estimation of its notable emergence is provided)
Related Invention, Innovation & Technical Principles